LISTING OF THE CLAIMS

1. (currently amended) A method of forming a doped gate structure on a semiconductor device, comprising the steps:

providing a semiconductor device including a gate dielectric layer; forming a gate stack on said dielectric layer, including the steps of forming a first gate layer on the dielectric layer, and forming a second layer on top of the first gate layer; forming a spacer around the first and second layers; removing the second layer; and implanting ions in the first gate layer by directing said ions directly into said first gate layer to form a doped gate above the gate dielectric layer.

2. (currently amended) A method according to Claim 1, wherein the spacer is a first spacer, and further comprising the steps of: removing the first spacer and the liner; forming a second spacer, thinner than the first spacer, around the gate stack; and implanting further ions in the semiconductor device, around the second spacer, to form a source and drain regions extension extensions in the semiconductor device, around the second spacer.

- 3. (original) A method according to Claim 2, wherein the step of removing the first spacer occurs after the step of implanting ions in the first gate layer.
- 4. (currently amended) A method according to Claim 2, further comprising the step of: forming a third spacer around the gate stack and above the source and drain extension-region regions extensions.
- 5. (currently amended) A method according to Claim 1, wherein of forming a doped gate structure on a semiconductor device, comprising the steps:

 providing a semiconductor device including a gate dielectric layer;

 forming a gate stack on said dielectric layer, including the steps of

forming a first gate layer on the dielectric layer, and forming a second layer on top of the first gate layer, forming a spacer around the first and second layers; removing the second layer; and

implanting ions in the first gate layer by directing said ions directly into said first gate layer to form a doped gate above the gate dielectric layer, and wherein:

the first gate layer is comprised of polysilicon; and the second layer is comprised of polygermanium.

- 6. (original) A method according to Claim 1, wherein the spacer is comprised of silicon oxide.
- 7. (original) A method according to Claim 1, wherein: the first gate layer has a height of about 150 nm; and the second layer has a height of about 150 nm.
- 8. (currently amended) A method of fabricating a semiconductor device, comprising the steps: providing a semiconductor substrate;

forming a gate dielectric layer on the substrate;

forming a gate stack on said dielectric layer, including the steps of

- i) forming a first gate layer on the dielectric layer, and
- ii) forming a second layer on the first gate layer;

forming a first spacer around the gate stack;

removing the second gate layer,

implanting ions in the first gate layer to form a doped gate above the gate dielectric layer; after the step of implanting ions in the first gate layer,

removing the first spacer and lines,

forming a second spacer, thinner than the first spacer, around the gate stack, and implanting further ions in the semiconductor device, around the second spacer, to form a doped source and drain extension-region regions extensions in the semiconductor device

9. (currently amended) A method according to Claim 8, comprising the further step of:

forming a third spacer around the gate stack and above the source-drain extension region source and drain regions extensions.

- 10. (original) A method according to Claim 8, wherein each of the first gate layer and second layer has a height of about 150 nm.
- 11. (original) A method according to Claim 8, wherein the first gate layer is comprised of polysilicon.
- 12. (original) A method according to Claim 8, wherein the first spacer is comprised of silicon oxide.
- 13. (withdrawn) A semiconductor structure, comprising:

 a substrate including a gate dielectric layer;

 a gate stack on the gate dielectric layer, said gate stack including a first gate layer on the dielectric layer and comprised of a first material, and a second layer on top of the first gate layer and comprised of a second material different than the first material; and
- 14. (withdrawn) A semiconductor structure according to Claim 13, wherein the disposable spacer thickness is equal or thicker than the first gate layer so that at least 2x fatter spacer is formed.
- 15. (withdrawn) A semiconductor structure according to Claim 13, wherein the spacer extends upward substantially to the top of the gate stack.
- 16. (withdrawn) A semiconductor structure according to Claim 13, further comprising a liner deposited on the gate stack between the gate stack and the spacer.

- 17. (withdrawn) A semiconductor structure according to Claim 16, wherein said liner is also deposited on the semiconductor substrate, between said substrate and the spacer.
- 18. (new) A method according to Claim 1, wherein the implanting step includes the step of implanting said ions in the first gate layer while keeping the spacer around the first gate layer